We report on the channel strain relaxation in transistors with embedded silicon germanium layer selectively grown in source and drain areas on recessed Si͑001͒. Nanobeam electron diffraction is used to characterize the local strain in the device channel. Our results show that strain is reduced in the device channel regions after implantation and thermal anneal. © 2008 American Institute of Physics. ͓DOI: 10.1063/1.3040323͔
Strain engineering has been a key element in further scaling the state-of-the-art Si complementary metal-oxide semiconductor ͑MOS͒ devices. Among strain engineering techniques, epitaxial deposition of silicon germanium ͑SiGe͒ in source/drain ͑S / D͒ areas has become viable for p-MOS scaling due to the high strain achievable in the device channel and significant device performance enhancement. 1 We have performed a series of experiments, which investigates the effect of implantation and thermal annealing on SiGe. It was found that for a 65 nm SiGe layer with ϳ25% Ge epitaxially grown on blanket Si ͑001͒ substrate, conventional implants used for p-MOS led to significant implant damage and strain relaxation. 2 Further we found similar defect bands in epi-SiGe in S / D areas of current leading edge device technologies. The strain relaxation behavior changes from biaxial relaxation to uniaxial with short recess. The density of the misfit dislocation decreases with decreasing length of the recess. 3 Strain relaxation due to implant damage in embedded SiGe in S / D areas has been reported to degrade the transistor performance. 4, 5 However channel strain was not measured to support this conclusion.
Channel strain measurement is a challenging task. For devices Յ90 nm transmission electron microscopy ͑TEM͒ is the best technique despite the recent effects 6 in improving the spatial resolution limit of Raman spectroscopy for strain analysis. The most common TEM techniques for strain analysis are convergent beam electron diffraction ͑CBED͒, 7 high resolution TEM imaging ͑HRTEM͒, 8 and nanobeam electron diffraction ͑NBD͒.
9 CBED suffers from limited spatial resolution ͑about 30 to 40 nm͒, not suitable for gate length Ͻ50 nm. HRTEM, combined with the image processing technique of geometric phase analysis, offers nanometer scale spatial resolution. This technique is limited by the need for large fields of view to include some strain free region for internal calibration, while still maintaining appropriate sample thickness for good quality HRTEM images. Similar to the HRTEM method, NBD makes direct use of diffraction patterns. By comparing the displacement of the diffraction spots from the strained and unstrained regions, the strain value is obtained. As such, it is only suitable for the analysis of the relatively large strain ͑Ͼ0.1%͒. No specimen tilt is needed for NBD and the spatial resolution is in nanometer range, better than CBED. Using FEI's complete solution including energy filtering and TRUE CRYSTAL STRAIN data analysis software, strain measurements have been demonstrated with precision of Ͻ0.1% standard deviation and spatial resolution of 10 nm, in good agreement with technology computer aided design ͑TCAD͒ simulations. 9 NBD is an ideal choice to measure our devices with the channel length Ͻ50 nm. Here we report on the channel strain relaxation in transistors with embedded SiGe layer selectively grown in source and drain areas on recessed Si ͑001͒. Our results show that strain is reduced in the device channel regions after the implantation and thermal anneal.
The patterned wafers used in this study were the same as those in our previous work. 3 After Si recess etches, the wafers were cleaned and epitaxial SiGe growth was performed on a commercially available low-pressure chemical vapor deposition system. An additional shallow boron implant was then performed, followed by rapid thermal anneal at high temperature ͑Ͼ1000°C͒. TEM samples were prepared with Helios Nanolab focused ion beam with 30 kV Ga + ions, followed by 2 kV ions to remove the amorphous layer near the surface. To minimize strain relaxation, the sample thickness at the area of interest was kept at about 200 nm. This is significantly thicker than a normal TEM sample ͑80-100 nm͒. The adjacent region was purposely made thicker to further minimize strain relaxation. 9 Nanobeam diffraction was performed under microprobe scanning TEM ͑P-STEM͒ mode using FEI Tecnai F20, equipped with Gatan image filter. Energy filtering was turned on during diffraction pattern acquisition with energy slit of 10 eV. A series of diffraction patterns was collected along the ͓001͔ direction along the lines beneath the gate, as shown in Fig. 1 . There were 200 data points along each of the lines, the deepest point being 300 nm below the silicon surface directly under the gate. The data were processed using the TRUE CRYSTAL STRAIN software to extract the strain information. For each diffraction pattern in the series, the software automatically found peak positions using threshold algorithm. Lattice vectors found were then compared to those in the reference diffraction pattern recorded at the deepest point, 300 nm from gate. ͑220͒ and ͑002͒ reflections are used to extract the strains along the ͓110͔ and ͓001͔ directions, respectively.
Two different devices with different S / D areas were measured. Figure 2 shows the strain profiles of a certain device with large S / D area, measured for the as grown samples as well as implanted and annealed samples along the vertical line in the middle of the gate ͓͑001͔ direction͒. The data shown are the average of multiple scans along the same line. We can see that the strain around any point varies about 0.1%-0.2%, mostly due to the measurement sensitivity and not due to measurement error itself. This is supported by the fact that our repeated measurement data on the same line does not improve the scattering itself. Ge composition variation was controlled to Ͻ0.5 at. % and sample thickness variation was Ͻ1% for all samples. The position of the line has been defined accurately to Ϯ1.5 nm so that the strain profiles from the two samples can be compared. Horizontal line scans along the channel direction, i.e., ͓110͔ shows that the strain along this direction is constant around the middle of the gate so that error in the vertical line position will not change the measured strain for the comparison between the two samples. Figure 2 shows that channel strain relaxation occurs after implant and anneal. The strain along the ͓110͔ direction, compressive as expected, shows a reduction of about 0.3%; the strain along the ͓001͔ direction, slightly tensile as expected too, shows a reduction of about 0.1%; along the vertical scan line about 0-100 nm deep into Si substrate. Similar channel strain relaxation was observed for another device with smaller S / D areas. As shown in Fig. 3 , we can see that the strain is reduced by about 0.2% along the ͓110͔ direction, about Ͻ0.1% along the ͓001͔ direction. The maximum strain for as grown devices is lower with smaller S / D areas, consistent with the one reported, 10 as well as our own TCAD simulations. On the other hand, the strain relaxation in SiGe, due to implant and anneal, is less in devices with small S / D areas, as we found previously. 3 Thus the fact that similar strain relaxation ͑30% relative͒ occurs in devices with small S / D areas may be attributed to a surface damage layer with reduced strain, as well as possible strain relaxation at the interface.
We have focused on comparison of overall strain in devices with and without implant and anneal. Closer inspection of Figs. 2 and 3 leads to two observations, which require further investigation. First, the ͓110͔ strain appears to reduce near the gate oxide/Si substrate interface ͑around 10 nm͒, especially for the device with large S / D areas. This may be an artifact, as positions measured are too close to gate oxide. Our TCAD simulations however can reproduce this trend, which is not reported in previous studies. [8] [9] [10] Second, the ͓110͔ strain profile seems to change a little bit for the implanted and annealed sample compared to the as grown sample around 150 nm deep from the gate oxide interface.
In summary we measured the channel strain in transistors with embedded SiGe layer selectively grown in source and drain areas on recessed Si ͑001͒ using NBD. Our results show that channel strain relaxation occurs after the implantation and thermal anneal.
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